Minimal FPGA hardware/software co-design demo with UART protocol, scratchpad memory, and an int8 dot-product accelerator, plus Python/C++ runtimes.
By chatting or signing in you agree to the Terms and chat-message logging (revocable in History).