A compact PCB footprint which allows SOIC test clips to be used as a space-efficient programming and debugging connector
By chatting or signing in you agree to the Terms and chat-message logging (revocable in History).