An attempt at a small Verilog implementation of the original Apple 1 on an iCE40 FPGA
By chatting or signing in you agree to the Terms and chat-message logging (revocable in History).